

Patent Abstracts of Japan

PUBLICATION NUMBER : 05250058
PUBLICATION DATE : 28-09-93


APPLICATION DATE : 06-03-92
APPLICATION NUMBER : 04049716

APPLICANT : FUJITSU VLSI LTD;

INVENTOR : NISHIYAMA KEIICHI;

INT.CL. : G06F 1/00

TITLE : MICROCONTROLLER



ABSTRACT : **PURPOSE:** To prevent the accuracy of an A/D converter from being lowered and to enable highly accurate A/D conversion by loading the A/D converter, CPU and control part on the same chip and providing a low noise mode changing means at the CPU.

CONSTITUTION: An A/D converter 1, CPU 2 provided with a low noise changing means 21, normal mode recovering means 22 and clock generator 23 and control part 3 are loaded on the same chip. When a start signal is inputted from the CPU 2 to the control part 3, a start signal B is outputted to the A/D converter 1, and a low noise mode request signal IC is outputted to the CPU 2. The A/D converter 1 is activated and starts A/D conversion, the low noise mode changing means 21 is operated, and the CPU 2 is changed into a low noise mode. When the converter 1 outputs an A/D conversion complete signal to the control part 3, the CPU 2 operates the normal mode recovering means 22 by a low noise mode cancel signal E and is recovered into a normal mode. Therefore, accuracy can be prevented from being lowered by noise during A/D conversion.

COPYRIGHT: (C) JPO